Why can't I get a duty cycle under 50% with this circuit?
The output is high while the capacitor charges through both R1 and R2, and low while it discharges through R2 alone — since the charge path always includes an extra resistor, the high time can never be shorter than the low time in this topology.